Sirish Oruganti

February 21, 2024 at 11:00 AM on Zoom / Soda Hall

Circuit-Level Countermeasures against Side-Channel Attacks

Abstract: This seminar dives into protecting electronic devices from stealthy data breaches caused by monitoring power usage and electromagnetic outputs. These side-channel attacks pose a significant threat to digital information security. The presentation begins with an explanation of side-channel attacks, specifically those exploiting power and electromagnetic signals. It reveals how attackers can extract secret information from devices quietly. The focus then shifts to exploring new defenses against these attacks. Techniques such as injecting noise to obscure the signals sought by attackers, adjusting power levels, and crafting circuits that are tougher to breach are examined. The effectiveness, advantages, and potential device performance impacts of these strategies are discussed. A key point is the balance between enhancing security and preserving device functionality. The importance of achieving a good compromise between robust security measures and maintaining device efficiency is highlighted. The talk wraps up by encouraging discussion on innovative ideas and future research paths for improving device security. It's aimed at fostering collaboration among experts, designers, and cryptography enthusiasts, encouraging a collective effort to tackle these challenges.

Bio: Sirish Oruganti is a third year PhD student at Circuit Research Lab, Chandra Department of Electrical and Computer Engineering, The University of Texas at Austin, advised by Prof. Jaydeep P. Kulkarni. His research focuses on Hardware Security, including countermeasures against side-channel attacks, novel security primitive circuits, and hardware accelerators for post-quantum cryptography and zero-knowledge proofs. He graduated from Delhi Technological University (formerly Delhi College of Engineering) in 2018 and was previously an Analog Design Engineer with Texas Instruments. His work has been published at venues such as IEEE ECTC, ESSCIRC and ISSCC.

Security Lab